Abstract
Introduction
Development of very large-scale integrated systems (VLSIs) has been spurred continuously in the past decades. Since it is usually not possible to repair faulty component devices in a VLSI, each device in a chip can become a single point of failure unless some redundancy is introduced. Therefore, VLSIs have to be designed based on the characteristics of worst devices rather than those of average devices. Even if a chip is equipped with some redundant devices, today's scale of integration is becoming so high that the yield requirement is still very severe. For instance, a 1 Gbit DRAM with 10 3 redundant cells would require the device yield of at least 99.9999 %. The final chip yield is governed by the device yield.
Once the major cause of failure is somehow identified or assumed, one could use a Monte Carlo method to study yield problems. This is a very common approach. One serious practical limitation of Monte Carlo methods is that events of interest (failures) must occur very many times for the result to make any quantitative sense. However, if failure probabilities are very low, most of the computation time is consumed by uninteresting events, without producing much useful result. To cope with this, we develop using probability theory a framework for calculating the probability distribution of stochastic events whose probabilities may be extremely low. Although our approach is fairly general and may have various applications, we shall illustrate it by means of a concrete example: probability distribution of leakage current in double-gate (DG) MOSFETs (Fig. 1 ).
The problem defined
DG MOSFETs are expected to scale well below 0.1 µm [1, 2] . Our DG MOSFETs have poly-Si channels and were fabricated with a 0.2 µm process technology. The distribution of measured leakage currents in the off state is plotted in Fig. 2 as dots. The device yield is given by the cumulative probability at a given tolerable leakage current. Most of the DG MOSFETs had ideal characteristics, but some of them exhibited very large leakage currents as shown in the graph. The measured leakage current increases rapidly above the cumulative probability of around 80 %. This part of the distribution is known as the tail distribution and has actively been studied in the context of DRAM retention time [3] [4] [5] [6] [7] .
Characteristics of the average devices, those in the main distribution, were adequately explained by conventional two-dimensional device simulation. In an attempt to explain the characteristics of the faulty devices in the tail distribution, we modified a two-dimensional device simulator to include a generic model of fieldenhanced thermally-assisted trap-to-band tunnelling proposed by Lui and Migliorato [8] . This model unifies major mechanisms of carrier generation and recombination mediated by traps: the SRH generation-recombination [9] , Poole-Frenkel barrier lowering, and thermally-assisted tunnelling. It turned out that the trap model provides a very good account of the leakage-current characteristics. Thus we concluded that the field-enhanced carrier generation by traps is the main cause of the failure. We now want to reproduce the experimental leakage-current distribution The total trap density is varied as a parameter while keeping the shape of the trap level distribution (Fig. 3) unchanged. The leakage current at the cumulative probability of ∼99.9999 % is bounded by I t , the maximum current generated by a single trap.
by modelling and predict how the yield changes depending on various factors, of which some are controllable.
Calculation procedure
First, the device is meshed and a two-dimensional device simulation is run without incorporating the new trap model. This is to calculate the leakage current due to other mechanisms (mainly diffusion) and also to obtain the electric field and electron and hole densities, which are to be used to calculate the trap-generated current later. The implicit assumption here is that the presence of traps does not affect the electric field and carrier densities very much.
Next the computation of the distribution of trapgenerated currents follows. We assume a spatially uniform trap distribution in the channel. Since the channel is poly-Si, traps take continuous energy levels within the energy gap [8] . A trap is either donor type or acceptor type. We use the trap level distribution shown in Fig. 3 . The electric field and the carrier densities are assumed to be constant within a finite element. Given the electric field, carrier densities, the trap type and the trap level, the current generated by a trap in the finite element can be calculated using Lui and Migliorato's formula [8] . The total trap-generated current in the device, I trap , is given by the sum of such currents.
The leakage current differs from device to device because each device has different number of traps of either type at different sites at different energy levels. The probability to find a certain trap configuration can be calculated if the total trap density is specified. The leakage current [8] , which models poly-silicon. The total trap density is 2 × 10 18 cm −3 in the case shown above. The origin of the abscissa is the mid-gap of silicon.
for that trap configuration can also be calculated as explained above. Therefore, we can compute the probability density function ρ(I trap ) of the trap-generated current by taking into account all possible trap configurations.
Let U m be the volume of the mth finite element. The mean trap number in it is n = U m N T , where N T = j N Tj is the total trap density. N Tj is the density of traps at the jth energy level E Tj . N Tj is given according to Fig. 3 . For notational simplicity, let j index not only the energy level but also the trap type. The probability to find n traps in the mth element can be approximated to the Poisson distribution [10] P m (n) = n n e − n /n!. If there are n traps in the mth finite element, the probability of i of them being at E Tj is given by a binomial distribution. Therefore, the probability of finding n traps in the mth element and i of them being at E Tj is
(1) The probability of having i traps at E Tj in the mth element is
where R m is a number chosen such that n /R m 1. P mj (i) satisfies Rm i=0 P mj (i) = 1. Let ∆I mj denote the current generated by a trap at E Tj in the mth finite element. Then i∆I mj will be generated by i such traps with the probability P mj (i). I trap is the sum of i∆I mj over j, i and m. Evidently, the functional relationship between I trap and the probability density is implicit, but can be computed numerically by iteration. The calculation procedure is summarised in Fig. 4 . We would like to emphasise that the traps are treated as discrete, countable entities. This discreteness will turn out very important.
Results and discussion
Calculated leakage-current distributions (i.e. the integrals of the probability density functions) are shown in Fig. 2 Figure 4 . The calculation procedure of the trapgenerated current distribution. First, the electric field and the carrier densities are calculated by a device simulator. In each finite element, the current generated by one trap is calculated for each trap level and trap type. Probabilities and currents are summed over all possible trap configurations.
well with the experimental data in the main region. We shall put aside the discrepancy in the tail region for the moment and look at the calculated results. The calculated tail currents (at the cumulative probability of, say, 99.9999 %) are bounded by a certain value I t , even when the trap density is very low (Fig. 5) . Figure 6 shows the maximum possible current generated by one trap, max j (∆I mj ), in each finite element m. Very large currents are generated in the high-field regions near the drain. The peak current, max j,m (∆I mj ), in Fig. 6 is the I t that appeared in Fig. 2 as the lower bound. This is not a coincidence. There always is a finite probability to have a trap that generates I t , however low the trap density may be. Since traps are treated as discrete entities, I t appears at the probability tail, setting the lower bound. If some traps happen to exist in the high-field regions at some undesirable energy levels (near the mid-gap), the transistor fails [5] . If I t is larger than the tolerable leakage current, even a single trap will lead to the failure of a transistor.
More work is needed to reproduce the tail distribution experimentally observed. One thing that is missing in our modelling is the spatial non-uniformity of the trap distribution. Traps may actually be localised to grain boundaries of poly-Si. We were, however, unable to reproduce the tail distribution by introducing such spatial nonuniformities. After all, the tail distribution exists also in the case of single-crystal MOSFETs in which trap distribution should be more uniform.
Another possibility to look at is the fluctuation of the electric field within a device. So far we have used the same field for all trap configurations. But the potential profile Figure 5 . The mean current, the median current, and the tail current at the cumulative probability of 99.999 % versus total trap density. I t = max j,m (∆I mj ).
in each device may differ slightly from others' for many reasons, such as existence of defects and grain boundaries. Then, we note that a slight difference in a local potential profile can result in a significant difference in its slope (electric field), especially when the slope is steep there. Because of poly-Si grain boundaries, there should be much greater potential fluctuation in our devices than in single-crystal MOSFETs. Thus some ad hoc local field enhancement is added in some areas, with altering the calculation procedure accordingly. A similar model was proposed by Hiraiwa et al. [5] . The enhanced electric field raises I t a great deal because of the field-induced barrier lowering [8] , and gives rise to the tail distribution as shown in Fig. 7 . The amount of field enhancement has a far greater effect on the tail current than the area in which the field is enhanced because only the former affects I t .
Reduction of the trap density has little effect on the tail current if the mean current is less than I t (Fig. 5) . What is truly effective is to reduce I t itself. The important point here is the sensitivity of I t to the electric field. As an example of yield enhancing design, DG MOSFETs with additional lightly-doped drain and source regions are simulated. The highest field near the drain should become lower if properly designed, thereby leading to a lower I t and a better yield. Figure 8 shows that an optimum donor concentration exists that minimises the tail current. Other examples may include the use of thicker gate oxide near the drain. Improvement of the channel quality would also be effective, but this would be primarily due to the reduction of the electric field fluctuation rather than the reduction in the trap number.
In conclusion, we successfully described the distribution of leakage currents in DG MOSFETs starting from a microscopic model. We showed that I t , the maximum possible current generated by a single trap, governs the device yield. Our method proved to be useful for yield prediction and device design. Transistors should be designed such that I t is very much lower than the tolerable leakage current at the specified cumulative probability. Our method does not have any convergence problems as in the conventional Monte Carlo approach. D r a i n G a t e G a t e Figure 6 . The maximum current that can be generated by a single trap in the off state, as a function of the trap position. The current peaks occur near the drain n + -p − junction where the electric field becomes very high. The peak current value, referred to as I t , appears in Fig. 2 . The simulated channel length is 0.35 µm and the channel width is 0.13 µm. V DS = 1.8 V, V GS = −0.5 V. trap density Figure 7 . Cumulative probability distributions of leakage currents in DG MOSFETs with local electric field fluctuation. The electric field is enhanced by some factor in some areas. E mean is the field calculated by the device simulator. The dots are the experimental data. Figure 8 . Dependence of the tail current on the donor concentration in the lowly-doped drain and source regions. I trap is the trap-generated leakage current. I dev is the leakage current calculated by the device simulator. I total = I trap + I dev . The lowly-doped regions are 50 nm in length each.
